

07.2;08.3

Double-channel heterostructure with additional digital potential barriers for high-power field-effect transistors

© S.A. Bogdanov, S.N. Karpov, A.B. Pashkovskii

JSC „RPC „Istok“ named after Shokin“, Fryazino, Moscow oblast, Russia
E-mail: solidstate10@mail.ru

Received April 14, 2023

Revised May 19, 2023

Accepted May 19, 2023

The first results of double-channel heterostructures with donor-acceptor doping and systems of alternating thin layers of AlAs/GaAs forming additional digital potential barriers study are presented. It is shown that due to the peculiarities of real space electron transfer in the proposed design, when the surface density of electrons with high mobility is doubled compared to traditional single-channel bilaterally doped heterostructures, even in the absence of digital barriers, the drift velocity overshoot does not decrease. The introduction of digital barriers significantly increases the of electrons drift velocity overshoot when they fly into the region of a strong field, bringing the drift velocity overshoot in the corresponding heterostructures closer to the theoretical limit for the model used — the drift velocity overshoot in the undoped bulk material of the channel.

Keywords: double-channel structure, digital barriers, field-effect transistor, real space transfer.

DOI: 10.61011/TPL.2023.07.56449.19591

The current advancement of high-power semiconductor devices toward the millimeter wavelength range is driven largely by the progress in epitaxial gallium nitride technology [1–4]. However, while these studies of gallium nitride heterostructures on silicon carbide substrates are undeniably promising, the use of structures on silicon substrates for the same purpose raises questions. Indeed, a silicon substrate with a thickness of just $50\mu\text{m}$ reduces (under otherwise equal conditions) the specific power of a transistor by a factor of at least 1.5 [5], since the thermal conductivity of silicon is lower than the one of silicon carbide. At the same time, it is estimated (see below) that virtually the same levels of specific power are feasible in gallium arsenide heterostructures. This may both solve all the problems inherent in the „gallium nitride on silicon“ technology and help raise several-fold the gain of a transistor at a constant gate length.

Owing to the specifics of localization of electrons in channels of traditional gallium arsenide heterostructures, the surface density of electrons is approximately equal to $3 \cdot 10^{12} \text{ cm}^{-2}$. This surface density corresponds to a specific power level of 1–1.2 W/mm. If the heterostructure design remains essentially unchanged, a further increase in the surface density leads to a significant reduction in the gain factor. However, heterostructures based on gallium arsenide have ample opportunities for improvement. An example here is provided by heterostructures with donor-acceptor doping (DA-DpHEMT [6]), which made it possible to raise the specific power of commercial devices to above 1.5 W/mm and achieve a two-fold gain enhancement, and heterostructures with donor-acceptor doping and digital barriers (Q-DpHEMT [7]), which provided an almost two-fold enhancement of the gain factor of transistors based on them. However, the surface density of high-mobility

electrons in the channel of such heterostructures cannot be increased uncontrollably, since the Fermi level may match the position of upper valleys in GaAs. Apparently, the overall surface density may be enhanced only by increasing the number of channels in a transistor heterostructure. This idea is not a new one: multichannel heterostructures have already been proposed in the early days of development of high-power heterostructure transistors [8]. However, it is known that the real space electron transfer exerts a strong negative influence on the characteristics of heterostructure transistors [9]. At the first stage of development of multichannel heterostructures (i.e., before the implementation of reliable delta doping techniques), there were no efficient ways to mitigate real space transfer. At subsequent stages, this issue was apparently disregarded [10]; channels were spaced too widely apart, and the result was adequate to these conditions.

A double-channel heterostructure (Q-DCpHEMT), where the influence of the real space electron transfer on hot electron dynamics is suppressed significantly owing to the introduction of digital potential barriers, was designed based on the results reported in [6,7,9]. Its band diagram is presented in Fig. 1. Three short-period AlAs/GaAs superlattices with layer thicknesses of 3 and 4 ML, respectively, distinguish this design from the traditional ones. Six digital potential barriers form a lattice on the substrate and gate side, and channels are separated from each other by a superlattice with four digital potential barriers.

The surface density of electrons in each channel (channels are separated by a set of digital potential barriers) is $n_s = 4 \cdot 10^{12} \text{ cm}^{-2}$. Additional donor-acceptor doping is introduced on the substrate side in order to suppress the drift of electrons into the substrate and their accumulation in the short-period AlAs/GaAs superlattice located at the base

of the active region of the heterostructure. It is suggested to introduce no acceptors on the gate side; an equivalent effect is produced by surface states in the presence of a superlattice. If no superlattice is present, the field of surface states cannot confine hot electrons within a channel. The typical band bending magnitude is 0.2–0.3 eV. This is the reason why donor-acceptor doping at the heterostructure surface was used in [6,7]. The gate field interferes with the accumulation of charge in the superlattice beneath the gate.

The results of calculations performed using the model from [9] demonstrate (Fig. 1) that the majority of electrons are located within narrow-band channels of this structure even at an electron gas temperature of 1500 K. This, in turn, translates into a considerable drift velocity overshoot of electrons entering the region of a strong field (Fig. 2): it is almost equal to the drift velocity overshoot of electrons in undoped $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$, which is the theoretical limit for the model used. While this result is somewhat predictable in




Figure 1. Band diagram and electron density distributions in the structure with two channels and digital barriers. The electron gas temperature is 300 K (solid curve) and 1500 K (dashed curve).




Figure 2. Time dependences of the drift velocity of electrons entering the region of a strong field. $E = 1 \text{ kV/cm}$ at $t < 0.2 \text{ ps}$; $E = 20 \text{ kV/cm}$ at $0.2 < t < 1.2 \text{ ps}$; and $E = 1 \text{ kV/cm}$ at $t > 1.2 \text{ ps}$.




Figure 3. Band diagram and electron density distributions in the structure with two channels and without digital barriers. The electron gas temperature is 300 K (solid curve) and 1500 K (dashed curve).

the context provided by [7,9], the outcome of a comparison (see Fig. 2) between the drift velocity overshoot in an ordinary single-channel bilaterally doped structure (traditional DpHEMT) and a double-channel structure without digital barriers and donor-acceptor doping on the substrate side (B-DCpHEMT; see Fig. 3) is entirely unexpected. It turns out that the drift velocity overshoot of electrons in this double-channel structure is no smaller in magnitude than the one in the traditional DpHEMT transistor structure. This is likely attributable to the fact that, in contrast to previous studies into multichannel transistors, the region of intense scattering was made fairly narrow through the use of delta doping. Naturally, the scattering intensity increases notably (Fig. 2) and the drift velocity overshoot of electrons gets suppressed strongly (DCpHEMT) if one removes the internal spacers (barriers at the boundaries of the internal delta layer).

Thus, with the results reported in [6] taken into account, the specific output power of devices based on heterostructures with a double channel without digital barriers may be estimated theoretically at 3–4 W/mm (at a gain factor close to the one of traditional DpHEMT transistors). Introducing digital barriers and donor-acceptor doping on the substrate side into the design of heterostructures with a double channel, one may raise the gain factor by at least 3–4 dB while preserving the same level of specific output power (or even increasing it slightly). Naturally, if the design of a gallium arsenide device remains unchanged, thermal effects make it impossible to reach these power levels anywhere outside of pulsed operation modes. In order to enable continuous operation at high specific output power levels, one needs at least to reduce the substrate thickness to $25 \mu\text{m}$ and increase the distance between the „fingers“ of a device accordingly.

Conflict of interest

The authors declare that they have no conflict of interest.

References

- [1] H. Wang, F. Wang, S. Li, T.Y. Huang, A.S. Ahmed, N.S. Mannem, J. Lee, E. Garay, D. Munzer, C. Snyder, S. Lee, H.T. Nguyen, M.E.D. Smith, *Power amplifiers performance survey 2000–present* [Electronic source]. URL: https://gems.ece.gatech.edu/PA_survey.html
- [2] B. Romanczyk, S. Wienecke, M. Guidry, H. Li, E. Ahmadi, X. Zheng, S. Keller, U.K. Mishra, *IEEE Trans. Electron Dev.*, **65** (1), 45 (2018). DOI: 10.1109/TED.2017.2770087
- [3] Nidhi, S. Dasgupta, S. Keller, J.S. Speck, U.K. Mishra, *IEEE Electron Dev. Lett.*, **32** (12), 1683 (2011). DOI: 10.1109/LED.2011.2168558
- [4] Y. Tang, K. Shinohara, D. Regan, A. Corrion, D. Brown, J. Wong, A. Schmitz, H. Fung, S. Kim, M. Micovic, *IEEE Electron Dev. Lett.*, **36** (6), 549 (2015). DOI: 10.1109/LED.2015.2421311
- [5] V.M. Lukashin, A.B. Pashkovskii, I.V. Pashkovskaya, *Tech. Phys. Lett.*, **49** (1), 51 (2023). DOI: 10.21883/TPL.2023.01.55349.19327.
- [6] A.A. Borisov, K.S. Zhuravlev, S.S. Zyrin, V.G. Lapin, V.M. Lukashin, A.A. Makovetskaya, V.I. Novoselets, A.B. Pashkovskii, A.I. Toropov, N.D. Ursulyak, S.V. Shcherbakov, *Tech. Phys. Lett.*, **42** (8), 848 (2016). DOI: 10.1134/S1063785016080198.
- [7] A.B. Pashkovskii, S.A. Bogdanov, A.K. Bakarov, A.B. Grigorenko, K.S. Zhuravlev, V.G. Lapin, V.M. Lukashin, I.A. Rogachev, E.V. Tereshkin, S.V. Shcherbakov, *IEEE Trans. Electron Dev.*, **68** (1), 53 (2021). DOI: 10.1109/TED.2020.3038373
- [8] N.H. Sheng, C.P. Lee, R.T. Chen, D.L. Miller, S.J. Lee, *IEEE Electron Dev. Lett.*, **6** (6), 307 (1985). DOI: 10.1109/EDL.1985.26134
- [9] A.B. Pashkovskii, S.A. Bogdanov, A.K. Bakarov, K.S. Zhuravlev, V.G. Lapin, V.M. Lukashin, S.N. Karpov, I.A. Rogachev, E.V. Tereshkin, *Semiconductors*, **57** (1), 20 (2023). DOI: 10.21883/FTP.2023.01.54926.355
- [10] K.-Y. Chu, S.-Y. Cheng, M.-H. Chiang, Y.-J. Liu, C.-C. Huang, T.-Y. Chen, C.-S. Hsu, W.-C. Liu, W.-Y. Cheng, B.-C. Lin, *Solid-State Electron.*, **72**, 22 (2012). DOI: 10.1016/j.sse.2011.09.009

Translated by D.Safin